



A new bidirectional hybrid multilevel inverter with 49-level output voltage using a single dc voltage source and reduced number of on components



S.J. Mesquita*, F.L.M. Antunes, S. Daher

Federal University of Ceara, Brazil

ARTICLE INFO

Article history:

Received 16 May 2016

Received in revised form 7 October 2016

Accepted 14 October 2016

Available online 4 November 2016

Keywords:

Asymmetrical multilevel inverter

Bidirectional switches

DC–AC converter bidirectional

Stage ca–ca

Multiple winding transformer

ABSTRACT

This paper proposes an isolated bidirectional asymmetrical multilevel inverter topology composed by an H-bridge (HB) inverter connected to the primary side of transformer. The transformer secondary side is composed by two windings, and each one is connected to a new cell introduced in this work. The proposed new cell is based on the conventional HB inverter, where two bidirectional switches are added to each HB leg, thus resulting in the structure referred to as CHB-2bs. The transformer can also be composed by multiple secondary winding in order to provide the necessary voltages to supply as many as CHB-2bs cells are. A 600 W laboratory prototype with dc input voltage of 48 V and an ac output voltage of 220 V, 60 Hz using a grain-oriented silicon–steel toroidal transformer operating at 300 Hz is implemented to validate the theoretical assumptions and the advantages addressed to the CHB-2bs cell.

© 2016 Elsevier B.V. All rights reserved.

1. Introduction

Different strategies for the integration of energy sources are becoming increasingly present nowadays, where the inclusion of renewable energy is supposed to modify the dynamic behavior of traditional one way energy flow power systems [1–6]. The ever increasing electricity generation at the consumer side and the advent of microgrids made the bidirectional power flow to play an important role [7,8]. Within this context bidirectional power converters are quite important when interconnecting storage systems, solid-state transformers (SSTs), microgrids and electric vehicles to the power grid [9–15]. All of the aforementioned fields correspond to potential applications of multilevel inverter topologies. Arrangements called asymmetrical or hybrid inverters have been presenting significant interest in generating more levels in the output voltage with fewer components [16,17].

Currently asymmetrical multilevel inverters are frequently applied in FACTS (flexible ac transmission systems) devices [18], especially for STATCOMs (Synchronous Static Compensators), electric machines drives, and renewable energy systems. Moreover, when the inverter is applied to machine drives, torque ripples are greatly reduced when compared to other topologies [19].

The main disadvantage of asymmetrical topologies compared to other aforementioned approaches lies on the required number of additional isolated voltage sources. However, it is drastically reduced when compared to symmetrical cascade topologies to provide an output voltage with the same number of levels. Solutions using a single dc voltage source have been successfully implemented with low-frequency inverters and multi-winding transformers. Besides, research for new materials and magnetic cores has shown that it is possible to process tens of kilowatts with efficiencies higher than 99.4% [20], which brings prominent advantages for the implementation of such topologies. Within this context, this paper proposes a new multilevel asymmetrical inverter topology based on the HB cell with two bidirectional switches, resulting in a base module called CHB-2bs. Several asymmetrical configurations for the proposed topology are presented, while using a suitable input voltage for the two cascaded CHB-2bs cells can provide an output voltage waveform with up to 49 levels.

A prototype with dc input voltage of 48 V and an ac output voltage of 220 V using a grain-oriented silicon–steel toroidal transformer operating at 300 Hz is implemented to validate the theoretical assumptions. It can be stated that the proposed approach increases the converter efficiency, also maintaining low total harmonic distortion of the output voltage and reducing the total number of on components when compared with the conventional multilevel converter using an ac–ac stage to produce the same number of levels of the output voltage waveform. The theoretical analysis is carried out and experimental results are discussed to

* Corresponding author.

E-mail addresses: samuelufc@gmail.com (S.J. Mesquita), fantunes@dee.ufc.br (F.L.M. Antunes), sdaher@dee.ufc.br (S. Daher).




Fig. 1. N -level output voltage waveform during one quarter cycle: (a) fixed levels; (b) modulated levels.

evaluate the proposed converter with ac–ac stage, which does not require the use of an additional diode bridge. A study for the converter operating with n levels for the output voltage is presented, as well as relevant mathematical expressions. Finally, important issues are discussed and eventual comparison is performed with other asymmetrical topologies.

2. Features and performance of multilevel inverters

Multilevel inverters are characterized by the improved distribution of the voltages stresses across the semiconductors, thus making them suitable for a wide range of applications that involve high power and medium voltage levels [9]. In the early days of this technology [21], this aspect had direct impact on the output voltage in terms of a multilevel waveform, as shown in Fig. 1(a). However, nowadays there are multilevel inverters where the voltage stresses across the semiconductors are not equally shared, although they are able to generate the same multilevel waveform V_o with the advantage of reducing the number of required components. Such topologies are widely known in literature as hybrid inverters due to the use of semiconductor devices with distinct technologies e.g., integrated gate commutated thyristors (IGCTs) and insulated gate bipolar transistors (IGBTs), also called asymmetrical inverters due to employing dc voltage sources with distinct magnitudes to supply the cascaded cells [15,22–25].

The output voltage waveform in a multilevel inverter with n levels can be generated with fixed levels as in Fig. 1(a) or modulated levels as in Fig. 1(b). The operation with fixed levels is adequate for high power applications where each angle θ_N can be used to eliminate harmonics. Fig. 1(b) shows that the inverter output voltage is expressed by modulated levels, resulting from the use of pulse width modulation (PWM) strategies such as phase disposition (PD), alternative phase opposite disposition (APOD), phase opposition disposition (POD), phase shift (PS), hybrid modulation, space vector modulation (SVM), among others [9,26,27]. Usually one of the main advantages addressed to PWM is the concentration of the harmonic amplitudes around the switching frequency, which are far from the fundamental component, thus making harmonic filtering easier in terms of smaller filter elements when compared to those used in inverters operating with the same number of fixed levels n . However when operating levels with many fixed voltage levels, the harmonic content of the output voltage is drastically affected.

The inverter topology studied in this work employs staircase modulation, which produces an output voltage as shown in Fig. 1(a).

The output voltage $v_o(\omega t)$ presented in Fig. 1(a) can be expressed in terms of the Fourier series given by:

$$v_o(\omega t) = \frac{a_0}{2} + \sum_{k=1}^{\infty} (a_k \cos k\omega t + b_k \sin k\omega t) \quad (1)$$

$$= \sum_{k=-\infty}^{\infty} (C_k e^{-jk\omega t})$$

where a_0 , a_k , and b_k are the Fourier series coefficients, and C_k is the magnitude of the k -th harmonic.

$$C_k = \frac{1}{2\pi} \int_{-\pi}^{\pi} v_o(\omega t) e^{-jk\omega t} d\omega t$$

$$= \frac{1}{2\pi} \sum_{i=1}^N \left[\int_{-(\pi-\theta_i)}^{-\theta_i} -V_{dc} e^{-jk\omega t} d\omega t + \int_{\theta_i}^{\pi-\theta_i} V_{dc} e^{-jk\omega t} d\omega t \right] \quad (2)$$

$$= \frac{V_{dc}}{2\pi k} \sum_{i=1}^N j \left[-\left(e^{jk\theta_i} + e^{-jk\theta_i} \right) + \left(e^{jk(\pi-\theta_i)} + e^{-jk(\pi-\theta_i)} \right) \right]$$

$$= \frac{V_{dc}}{2\pi k} \sum_{i=1}^N j \left[\cos(k(\pi - \theta_i)) - \cos(k\theta_i) \right]$$

where V_{dc} is the dc input voltage.

Since voltage $v_o(\omega t)$ has central symmetry, the dc component (term a_0) and even harmonics are null. Thus the output voltage expressed in terms of the Fourier series becomes:

$$v_o(t) = \sum_{i=1}^N \sum_{k=1}^{\infty} \frac{2V_{dc}}{k\pi} \left[\cos(k\theta_i) - \cos(k(\pi - \theta_i)) \right] \sin(k\omega t) \quad (3)$$

The fundamental component of the output voltage $V_{o_{f1}}$ employing staircase modulation in Fig. 1(a) is:

$$V_{o_{f1}} = \frac{4V_{dc}}{\pi} \sum_{i=1}^N \cos(\theta_i) \quad (4)$$

The $(2l-1)$ -th harmonic components of the output voltage are given by:

$$V_{o_{h(2l-1)}} = \frac{4V_{dc}}{(2l-1)\pi} \sum_{i=1}^N \cos[(2l-1)\theta_i] \quad (5)$$

for $l = 2, 3, 4, \dots$

In order to check the quality of the resulting waveform, the total harmonic distortion (THD) index given by Eq. (6) can be used. According to standard IEEE Std 519, the THD of the resulting output voltage must be lower than 5%.

$$THD = \frac{\sqrt{\sum_{l=2}^{\infty} \left[\frac{4V_{dc}}{2l-1} \sum_{i=1}^N \cos(2l-1)\theta_i \right]^2}}{\frac{4V_{dc}}{\pi} \sum_{i=1}^N \cos(\theta_i)} \quad (6)$$

From Eq. (4), the modulation index mi can be obtained to determine the output voltage amplitude considering a given number of levels N during one quarter cycle i.e.:

$$mi = \frac{V_{o_{f1}}\pi}{4NV_{dc}} \quad (7)$$

Expressions Eqs. (4) and (5) can be used to determine θ_i and eliminate dominant harmonics, always resulting in a system with N available transcendental equations, wherein the first equation is used to find the fundamental component as in Eq. (8). Isolating the cosine terms and assuming that the harmonic amplitudes are equal to zero i.e., $V_{h(2l-1)} = 0$, the $N - 1$ harmonic components can be eliminated:

$$\begin{aligned}
 \cos(\theta_1) + \cos(\theta_2) \dots \cos(\theta_N) &= \frac{\pi V_{of1}}{4V_{dc}} \\
 \cos(3\theta_1) + \cos(3\theta_2) \dots \cos(3\theta_N) &= 0, ** \\
 \cos(5\theta_1) + \cos(5\theta_2) \dots \cos(5\theta_N) &= 0 \\
 \vdots \quad \quad \quad \quad \quad \quad & \\
 \cos(7\theta_1) + \cos(7\theta_2) \dots \cos(7\theta_N) &= 0 \\
 \vdots \quad \quad \quad \quad \quad \quad & \\
 \sum_{i=1}^N \cos[(2l-1)\theta_i] &= 0
 \end{aligned} \tag{8}$$

**where $l=2, l=3p-1, p=1, 2, 3, \dots$, as this expression is only valid for single-phase inverters considering the phase voltage. The third harmonic $V_{h(3)}$ and its respective even multiples do not exist in the line voltage and thus $l \neq 3p-1$ in Eqs. (5), (6), and (8) when applied to the line voltage.

The line voltage in three-phase systems is $\sqrt{3}$ times higher than the phase voltage and can be considered as a sum given by $v_o(t) + v_d(t)$, where $v_d(t)$ corresponds to $v_o(t)$ lagged by $\frac{1}{\sqrt{3}}$.

Several approaches can be used for the solution of Eq. (8) e.g., resultant theory, Newton–Raphson, genetic algorithms, computational tools, among others based on numerical methods [28–31].

3. Proposed topology

The topology proposed in this work is shown in Fig. 2, being composed by a dc voltage source V_{in} responsible for supplying the input bus of the HB cell, which in turn imposes an ac voltage to the primary side of the multi-winding transformer operating at medium frequency. It is worth to mention that the transformer provides the desired voltage across each CHB-2bs cell.

Generic aspects of the aforementioned topology are described in Section 4.

3.1. Prominent advantages and applications of the proposed topology

The main advantage addressed to the topology when compared with other multilevel cascaded inverters lies on the drastic reduction in the number of required dc voltage sources. It needs a single one only as seen in Fig. 2.

Other features such as insulation, possibility to associate the output side in series with other inverters to generate a larger bus without short-circuit issues, operation at reduced frequency due to the use of staircase modulation, absence of electromagnetic shielding to eliminate conducted and radiated electromagnetic interference (EMI), as well as the absence of output filter elements (or use of small-sized ones) are some prominent advantages of the converter.

Another interesting aspect of this approach lies in increased robustness due to the absence of electrolytic capacitors in the cells, since such components typically present short useful life, and also the absence of complex techniques to balance the voltages across them. It is also possible to mention that the semiconductors present thermal relief due to existence of minimized stresses and operation with reduced frequency.

Considering the aforementioned aspects, it can be stated that the potential applications of the topology include standalone systems using PV modules as a primary source. Besides, it can be applied




Fig. 2. Proposed topology with an intermediate ac-ac stage.




Fig. 3. Generic configuration of the proposed structure with cascaded CHB-2bs cells. (a) Operation with dc voltage sources and (b) operation with ac voltage sources. Where: V_{po} is the peak value of output voltage with n levels.

to microgrids as an interface with renewable energy sources, or as a link between the dc bus and ac systems due to the inherent bidirectional characteristic.

4. General characteristics of the topology

The cascaded CHB-2bs cells must operate with bidirectional switches for the adequate operation of the proposed topology as shown in Fig. 2.

The adopted configuration for the bidirectional switches S_{xyz} employs two antiserries-connected n -channel MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) (with common source connection), which is responsible for ensuring the path for current i_o according to the switching logic, with consequent reduction of power losses if compared with the use of low-voltage IGBTs.

The independent drive of the bidirectional switches S_{xyz} (S_{xya} or S_{xyb}) results in a modular topology, also allowing both switches S_{xya} and S_{xyb} to be turned on simultaneously instead of one MOSFET and one diode of a switch S_{xyz} during a given state with level n .

The simultaneous turn on of one switch and one diode in a given bidirectional switch S_{xyz} is avoided in this work, since it implies higher losses. This configuration is also adopted during the intervals corresponding to level transitions, while minimizing the diode on-time.

4.1. General operation modes of the topology

The association of voltage sources $V_{S_{x,j}}$ (where j corresponds to the position of the source in cell x i.e., $j = 1$ or $j = 2$) must provide equally-spaced levels with the same magnitude according to Fig. 1(a) so that the THD of the output voltage is not affected.

The restrictions imposed to the commutation when double gating signals are applied to S_{xyz} must comply with the complementarity conditions of the HB cell, as well as switches S_{x5z} and S_{x6z} must obey the restrictions imposed by Eq. (9).

$$\begin{aligned} S_{x5z} &\leftrightarrow \overline{S_{x1z}} \quad , \quad \overline{S_{x2z}} \\ &\text{and} \\ S_{x6z} &\leftrightarrow \overline{S_{x3z}} \quad , \quad \overline{S_{x4z}} \end{aligned} \quad (9)$$

where $x = 1, 2, \dots$ corresponds to the first, second, \dots x -nth cell, respectively, and $z = \{a, b\}$.

Then, observing a given CHB-2bs cell in the proposed topology in Fig. 2 and also the simplified circuit in Fig. 3, it is possible to choose cases 1 and 2 using only positive values for $V_{S_{x,j}}$ considering $V_{S_{x,2}} = 2V_{S_{x,1}}$. Seven different ideal levels result in the output voltage $V_{o_{hx}}$ when using double gating signals for S_{xyz} , considering only term S_{xy} i.e.,

$$V_{o_{hx}} = \begin{cases} 0 & \rightarrow S_{x1} \text{ and } S_{x3}, S_{x2} \text{ and } S_{x4} \text{ or} \\ & S_{x5} \text{ and } S_{x6}, \\ V_{S_{x,1}} & \rightarrow S_{x1} \text{ and } S_{x6}, \\ -V_{S_{x,1}} & \rightarrow S_{x3} \text{ and } S_{x5}, \\ 2V_{S_{x,1}} & \rightarrow S_{x5} \text{ and } S_{x4}, \\ -2V_{S_{x,1}} & \rightarrow S_{x2} \text{ and } S_{x6}, \\ 3V_{S_{x,1}} & \rightarrow S_{x1} \text{ and } S_{x4}, \\ -3V_{S_{x,1}} & \rightarrow S_{x2} \text{ and } S_{x3}. \end{cases} \quad (10)$$

During the transition between adjacent states as shown in Eq. (10), it is not possible to change the switches commutation according to the aforementioned configuration, since overvoltage across switches S_{xyz} may occur when supplying inductive loads, for example.

An alternative to avoid voltage spikes during the level transition has been implemented in Ref. [14], based on the application of a passive snubber to each switch S_{xyz} . However, it implies increased cost and the component count.

Due to the adopted switching configuration, an additional snubber is not used to ensure the current flow during the level transition. The configuration corresponding to turning on one switch and one diode in S_{xyz} is only used during the level transition period as $t \leq 1 \mu\text{s}$, so that safe operation of the power converter is ensured when inductive loads are supplied. This technique enables current i_o to flow, thus avoiding damaging voltage spikes across switches S_{xyz} due to $L \frac{di}{dt}$ effect. It is also worth to mention that the adopted driving strategy always allows one switch of S_{xyz} (S_{xya} or S_{xyb}) to remain on due to the polarity of the voltage across the primary winding V_{pr} .

Distinct combinations of switches S_{xya} and S_{xyb} and their respective diodes and the current direction i.e., $i_o > 0$ or $i_o < 0$ in the CHB-2bs cell represented by x can be verified in order to maintain the current flowing during a level transition.

This work uses only one intermediate state during the level transition, while the simultaneous turn on of two MOSFETs in a bidirectional switch S_{xyz} is maintained for a state with level n , thus resulting in reduced losses. Other strategies for the generation of n levels can be achieved by turning on one switch and one diode of the adjacent switch in S_{xyz} (S_{xya} and S_{xyb}) analogously to the implementation given in Ref. [32], even though higher losses result since the diodes are forward biased.

The weight of a voltage source $\xi_{x,j}$ in position j is $\xi_{x,j} = V_{S_{x,j}}/V_{S_{1,1}}$ for a given cell, as x is related to the weight of cell P_x , i.e., $P_x = V_{S_x}/V_{S_{1,1}}$, where V_{S_x} is the bus voltage across cell x i.e., $V_{S_x} = V_{S_{x,1}} + V_{S_{x,2}}$.

The association of cascaded cells can generate different combinations when varying parameter $\xi_{x,j}$, resulting in more equally-spaced levels in the output voltage, also using the same number of components.

This can be accomplished by a specific relationship among distinct weights P_x (normalized as function of $V_{S_{1,1}}$, P_{nor_x}) and related by an integer multiplicative factor as in Eq. (11).

$$P_{nor_x} = \{x \in \mathbb{N}^* : \left(\frac{V_{S_1}}{V_{S_{1,1}}}\right), \left(\frac{V_{S_2}}{V_{S_{1,1}}}\right), \left(\frac{V_{S_3}}{V_{S_{1,1}}}\right), \dots, \left(\frac{V_{S_{x-2}}}{V_{S_{1,1}}}\right), \left(\frac{V_{S_{x-1}}}{V_{S_{1,1}}}\right), \left(\frac{V_{S_x}}{V_{S_{1,1}}}\right)\}, \quad (11)$$

with $P_x \subset P_{nor_x}$, and

$$P_x \leq 3 + 6 \sum_{m=1}^{n-x-1} \frac{V_{S_m}}{V_{S_{1,1}}}, x \geq 2;$$

Distinct weighting ratios P_x defined according to expression equation reference goes here Eq. (11) can be found in Table 1 from the sum $(\xi_{x,j=1} + \xi_{x,j=2})$. Parameter $\xi_{x,j}$ defines how $V_{S_{x,j}}$ increases in the proposed topology with x cells.

According to the modes represented in Table 1, it is possible to obtain n different levels for the inverter output voltage from $\xi_{x,j}$.

Other configurations proposed in this work that allow the better distribution of voltage stresses across the switches are defined as follows $(V_{S_{1,1}}, V_{S_{1,2}}; V_{S_{2,1}}, V_{S_{2,2}})$: (1) 31 levels— $V_{S_{1,1}}, 5V_{S_{1,1}}; 3V_{S_{1,1}}, 9V_{S_{1,1}}$; (2) 35 levels— $V_{S_{1,1}}, 9V_{S_{1,1}}; 5V_{S_{1,1}}, 7V_{S_{1,1}}$; (3) 39 levels— $V_{S_{1,1}}, 5V_{S_{1,1}}; 8V_{S_{1,1}}, 10V_{S_{1,1}}$; (4) 33 levels— $V_{S_{1,1}}, 10V_{S_{1,1}}; 8V_{S_{1,1}}, 5V_{S_{1,1}}$; (5) 33 levels— $V_{S_{1,1}}, 8V_{S_{1,1}}; 4V_{S_{1,1}}, 11V_{S_{1,1}}$. As it was mentioned before, they are able to produce a maximum number of equally-spaced levels for the output voltage by using only two cells, thus making the converter prominent for high-voltage applications.

Table 2 shows a comparison among the operation modes presented in Table 1 and the conventional topologies.

Among the modes presented in Tables 1 and 2, a configuration defined as (1:2:7:14) was chosen for the implementation of the topology shown in Fig. 2, since it uses reduced component number to provide the desired number of levels.

Fig. 3 presents the generic form of the circuit depicted in Fig. 2 for the inverter operating with x CHB-2bs cells.

This representation shows that the inverter is able to operate with two possible configurations for $V_{S_{x,j}}$. Case 1 includes the possibility of using independent dc voltage sources, where the x -th CHB-2bs cell is supplied by a dc voltage $V_{S_{x,j}}$ whose magnitude is $\xi_{x,j} \cdot V_{S_{1,1}}$. In case 2, it is possible to use $V_{S_{x,j}}$ as an ac voltage source, which can be obtained by using a transformer arranged according to Fig. 2. The maximum value of $V_{S_{x,j}}$ in this arrangement depends on parameter $\xi_{x,j}$, the number of levels n , and the peak value of the desired sinusoidal output voltage V_{po} . The inverter operation

Table 1
Proposed topology—configurations versus parameter $\xi_{x,j}$.

Mode	Configuration	$\xi_{x,j}$
I	1:2:4:8:16:32...	$2^{2(x-1)+(j-1)}$
II	1:2:7:14:28:56...	$2^{2(x-1)+(j-1)} \cdot 7, x \geq 2$
III	1:2:7:14:49:98...	$2^{(j-1)} \cdot 7^{(x-1)}$

Table 2
Asymmetrical topologies versus number of levels.

Comparison among asymmetrical topologies						
Cells	Config.	1	2	3	x	
Number of levels	CHB	Binary	3	7	15	$2^{x+1} - 1$
		Ternary	3	9	27	3^x
		Mode I	7	31	63	$2 \cdot 2^x - 1$
	CHB-2bs	Mode II	7	49	217	$7 \cdot (2^{2x-1} - 1)$
		Mode III	7	49	343	7^x




Fig. 4. Waveform representing the voltage across the primary winding V_{pr} and its respective magnetic flux Φ .

in case 2 is analyzed in this work, whose advantages have been previously mentioned.

According to the topology proposed in Figs. 2 and 3 and considering that double gating signals are applied to switch S_{xyz} following the restrictions imposed by Eq. (9), while omitting the term z in the nomenclature due to the simultaneous drive, S_{x2} can be defined as a NOR function of S_{x1} and S_{x5} , as switch S_{x4} becomes a NOR function of S_{x3} and S_{x6} . Besides, $S_{xy} = 1$ and $S_{xy} = 0$ correspond to states when the switch is on and off, respectively.

Thus, the output voltage expressed in terms of a switching function for the multilevel inverter operating in case 1 as shown in Fig. 3(a) is given by:

$$V_o = V_{S_{1,1}} \cdot \sum_{x=1}^x [(\xi_{x,j=1} + \xi_{x,j=2})(S_{x1} - S_{x3}) + \xi_{x,j=2}(S_{x5} - S_{x6})] \quad (12)$$

According to Eq. (12), the output voltage can be controlled depending only on four switches per CHB-2bs cell. The switching frequencies for the chosen configuration (1:2:7:14) of the inverter represented in Fig. 3 operating in case 1 and employing dc voltage sources with staircase modulation are defined by:

$$\begin{aligned} F_{S_{x1} \text{ and } S_{x3}} &= (2^{2(xt-xd)+3} - 5)f_1 \\ F_{S_{x5} \text{ and } S_{x6}} &= (2^{2(xt-xd)+3} - 4)f_1 \\ F_{S_{x2} \text{ and } S_{x4}} &= (2^{2(xt-xd)+2} - 3)f_1 \end{aligned} \quad (13)$$

where xt is the total amount of series-connected CHB-2bs cells and xd corresponds to the position of the desired cell.

The expressions in Eq. (13) are the referential basis for the comparison of switching frequencies in the inverter implemented with ac voltage sources i.e., case 2 in Fig. 3, which will be discussed in the next section.

Session 5 is concerned with evaluating how the increase of the transformer operating frequency is supposed to affect the switching frequencies in the inverter presented in Fig. 2.

5. Operation of the multilevel inverter with ac-ac stage

5.1. Transformer

Based on Fig. 2, it is possible to notice that the voltage across the primary winding with N_{pr} turns can be expressed as a switching function given by $V_{pri} = V_{in}(S_{i1} - S_{i3})$. This voltage appears across the secondary windings with $N_{s_{x,j}}$ turns as defined by $V_{S_{x,j}} = (N_{s_{x,j}}/N_{pr}) \cdot [V_{in}(S_{i1} - S_{i3})]$.

The waveform in Fig. 4 represents the practical implementation of the proposed multilevel inverter, while voltage V_{pr} can be measured across the primary winding.

According to Fig. 4, the relationship between the magnetic flux measured in maxwell with the waveform of the voltage across the primary winding V_{pr} is defined in Eqs. (14) and (15).

$$V_{pr}(t) = N_{pr} \frac{d\phi}{dt} \cdot 10^{-8} (V)$$

$$\begin{cases} V_{pr_{max}} = N_{pr} \frac{\phi_{max}}{(1/4)T_{tr}} \cdot 10^{-8} (V), & \text{if } \frac{T_L}{2} \leq t \leq \frac{T_{tr} - T_L}{2} \\ -V_{pr_{max}} = N_{pr} \frac{\phi_{max}}{(1/4)T_{tr}} \cdot 10^{-8} (V), & \text{if } \frac{T_{tr} + T_L}{2} \leq t \leq \frac{2T_{tr} - T_L}{2} \end{cases} \quad (14)$$

$$V_{pr_{rms}} = \sqrt{\int_{\frac{T_L}{2}}^{\frac{T_{tr} - T_L}{2}} V_{pr_{max}}^2 dt + \int_{\frac{T_L + T_{tr}}{2}}^{\frac{2T_{tr} - T_L}{2}} (-V_{pr_{max}})^2 dt}$$

$$= V_{pr_{max}} \sqrt{1 - \frac{2T_L}{T_{tr}}} = N_{pr} \frac{\phi_{max}}{(1/4)T_{tr}} \sqrt{1 - \frac{2T_L}{T_{tr}}} \cdot 10^{-8}$$

$$= 4 \cdot N_{pr} \cdot f_{tr} \cdot B_{max} \cdot A_{ef} \cdot \sqrt{1 - \frac{2T_L}{T_{tr}}} \cdot 10^{-8} \quad (15)$$

From expression (15), it is possible to obtain the number of turns of the primary winding as in Eq. (16), where A_{ef} is the core effective cross section area measured in cm^2 and f_{tr} is the transformer operating frequency. Besides, converting gauss to tesla in B_{max} gives:

$$N_{pr} = \frac{V_{pr_{rms}} \cdot 10^4}{4 \cdot N_{pr} \cdot f_{tr} \cdot B_{max} \cdot A_{ef} \cdot \sqrt{1 - \frac{2T_L}{T_{tr}}}} \quad (16)$$

If the number of primary turns N_{pr} , the peak-to-peak value of the desired sinusoidal waveform defined as V_{po} , and the input voltage V_{in} are known, the number of secondary turns can be obtained as:

$$N_{s_{x,j}} = \frac{2^j \cdot 7^{x-1} \cdot V_{po} \cdot N_{pr}}{(n-1)V_{in}} \quad (17)$$

In order to implement the proposed topology, a grain-oriented silicon-steel toroidal core has been employed in the transformer considering the following parameters: flux density $B_{max} = 0.68 T$, operating frequency $f_{tr} = 300 Hz$, and $A_{ef} = 7.75 cm^2$, with dimensions $102 mm \times 134 mm \times 51 mm$ (inside diameter—ID \times outside diameter—OD \times height—H), sheets of 0.27 mm, and stacking factor of 0.95.

5.2. Operation of the proposed asymmetrical inverter

The converter output voltage V_o corresponds to the combination of voltages across the secondary windings $V_{s_{x,j}}$ defined by a switching function expressed as:

$$V_o = \underbrace{(S_i - S_{i3})}_{p} \frac{2 \cdot V_{po}}{n-1} + \sum_{x=1}^x \underbrace{[(\xi_{x,j=1} + \xi_{x,j=2}) \cdot (Sx1 - Sx3) + \xi_{x,j=2} \cdot (Sx5 - Sx6)]}_{q} \quad (18)$$

According to Eq. (18), a particular switching configuration is necessary to obtain either positive or negative values of the output voltage for each one of the states for voltage V_{pr} (positive or negative), thus resulting in a desired level n . In general, the following equality must be maintained: $Sign(p) \cdot Sign(q) = Sign(V_o)$. If $Sign(p) = 0$, q remains the same.

Therefore, if a hypothetical example of the proposed inverter operating with 25-level output voltage is chosen, the switching states defined in Fig. 5 are valid.




Fig. 5. Composition of the output voltage waveform based on the primary voltage V_{pr} for the inverter employing an ac-ac stage and configuration (1:2:7:14).

If the voltage across the HB is positive i.e., $V_{pr} > 0$ and the desired voltage is also positive i.e., $V_o > 0$ to generate level $+n$ as in Eq. (18), then $p > 0$ and $q > 0$. If the voltage across HB becomes negative for $V_o > 0$, then $p < 0$ and $q < 0$ so that the symmetrical state $+n$ is obtained, thus keeping V_o unchanged. This case is shown in Fig. 5 when the switching states change from $12V_{1,1}$ to $11V_{1,1}$.

Fig. 5 presents the output voltage waveform and its composition as influenced by the primary voltage and the inverter switching states. Discontinuities can be seen in voltage V_o , which result from the zero-crossing interval of the HB. However, they can be promptly eliminated by using an output filter.

Fig. 5 also shows the switching states ($S_{xy} = 1 \rightarrow S_{xya}$ is on and S_{xyb} is on) necessary for the generation of levels. The state defined as $S_{xy} = 0$ corresponds to turning on a given switch depending on the polarity of V_{pr} and turning off another switch that is part of the corresponding pair S_{xya} or S_{xyb} .

This work has considered the optimum case for the level transition, where one state avoids eventual short-circuit through voltage sources $V_{s_{x,1}}$ and $V_{s_{x,2}}$.

Table 3 presents the transition states regarding one eighth of the output voltage cycle, which comprehends seven distinct states for the fundamental component $V_{o_{h1}}$. Besides, R and S represent the (R/S) states valid for $V_{pr} > 0$ and $V_{pr} < 0$, respectively.

In order to check the switching frequency of the independent switches (S_{xya} or S_{xyb}) that are part of the bidirectional switch, Table 4 was obtained for different values for the operating frequency of the transformer represented by f_{tr} .

It can be seen that the switches in the cell that processes the lowest amount of power ($S1yz$) operate with higher frequency, while the cell that processes the highest amount of power ($S2yz$) present lower switching frequency, which contributes drastically to the reduction of switching losses.

The first row containing the ratio between the switching frequency and the fundamental frequency ($F_{s_{xy}}/f_1$) represents an important benchmark since it refers to the implementation of the inverter using dc voltage sources ($N_0 f_{tr}$).

This prominent behavior shows that the switches in the first cell are not significantly affected by the operating frequency of the transformer even when it is assumed to be 1800 Hz, considering that the switching frequencies for $S1yz$ are very close to the case where the inverter operates with dc voltage sources. On the other hand, the switches in the cell processing the highest power ($S2yz$)

Table 3
Transition states for the first CHB-2bs cell.

Switches vs voltage V_o												
S15a	S15b	S16a	S16b	S11a	S11b	S12a	S12b	S13a	S13b	S14a	S14b	V_o
1/0	0/1	1/0	0/1	1/1	1/1	0/1	1/0	1/1	1/1	0/1	1/0	0
1/0	0/1	1/0	0/1	1/1	1/0	0/1	1/0	0/1	1/1	0/1	1/0	$V_{1,1}$
1/1	0/0	0/0	1/1	0/1	1/0	0/1	1/0	0/1	1/0	0/1	1/0	$2V_{1,1}$
1/1	0/0	0/0	1/1	0/1	1/0	0/1	1/1	0/1	1/0	1/1	1/0	$3V_{1,1}$
0/0	0/0	0/0	0/0	0/1	1/0	0/1	1/0	0/1	1/0	0/1	1/0	$4V_{1,1}$
0/0	1/1	1/1	0/0	0/1	1/0	1/1	1/0	0/1	1/0	0/1	1/1	$5V_{1,1}$
0/0	1/1	1/1	0/0	0/1	1/0	0/1	1/0	0/1	1/0	0/1	1/0	$6V_{1,1}$

Table 4
Switching frequency for independent switch S_{xya} or S_{xyb} .

Operation modes		Frequency ratio f_{sxy}/f_1					
f_{tr}	f_{tr}/f_1	S15 a/b	S16 a/b	S11 a/b	S13 a/b	S12 a/b	S14 a/b
No $f_{tr}^{(1)}$	xxx	28	28	27	27	13	13
$f_{tr} = 300$ Hz	5	23	24	15	14	11	10
$f_{tr} = 600$ Hz	10	27	27	18	18	14	14
$f_{tr} = 1200$ Hz	20	28	28	22	21	20	20
$f_{tr} = 1800$ Hz	30	33	33	30	30	25	25

No $f_{tr}^{(1)}$: this condition refers to the inverter operating with dc voltage V_{dc} supplying the CHB-2bs cells (i.e., $f_{tr} = 0$). f_1 was adopted 60 Hz.




Fig. 6. Comparison among switching frequencies: (a) S11 and S13 correspond to the inverter operation with dc voltage sources and (b) S11a and S13a correspond to the inverter operation with ac voltage sources at 300 Hz.

operate with switching frequencies lower than that of the transformer. Besides, a significant reduction of the frequency ratio with respect the operation at 1800 Hz can be verified.

An example obtained by simulation shows the gating pulses for switches S11 and S13 while the inverter operates with dc voltage sources, and also the gating pulses applied to S11a and S13a where the inverter employs a transformer operating at 300 Hz considering one cycle of the output voltage in Fig. 6. It can be seen that switches S11a and S13a operate with lower frequency in this case.

Table 5 shows the THD of the output voltage V_o (before the filter) for different values of the transformer frequency operating with $T_L = 2\mu s$.

5.3. Power processed by the asymmetrical inverter

The maximum value of the fundamental output voltage $V_{o_{f1}}^{\max}$, Fig. 7 that can be assumed by the inverter can be expressed in terms

of a Fourier series as shown in Eqs. (1)–(3). Finally, it is possible to rewrite it in Eq. (4) knowing that term V_{dc} can be expressed as a function of the maximum voltage that can be assumed by the second cell, resulting in Eq. (19).

$$\begin{aligned}
 V_{o_{f1}}^{\max} &= \frac{4V_{dc}}{\pi} \cdot \left[\cos \left(\sin^{-1} \frac{1}{7^x} \right) + \cos \left(\sin^{-1} \frac{3}{7^x} \right) + \dots + \cos \left(\sin^{-1} \frac{7^x - 2}{7^x} \right) \right] \\
 &= \frac{4}{\pi} \frac{V_{o_{h2}}^{\max}}{3 \cdot 7^{x-1}} \cos \left[\sin^{-1} \left(\frac{2i + 1}{7^x} \right) \right] \sum_{i=0}^{\frac{7^x - 1}{2} - 1} 1
 \end{aligned} \tag{19}$$

Fig. 7 shows the waveforms of the voltages across the output sides of the CHB-2bs cells, as well as the respective maximum values of their fundamental components, the output voltage $V_o(t)$ and its corresponding fundamental component $V_{o_{f1}}$, and also its respective maximum value i.e., $(V_{o_{f1}})^{\max} = 100\%$.

Table 5
Transformer frequency versus THD (V_o) for $T_L = 2 \mu s$.

f_r	300 Hz	600 Hz	1200 Hz	1800 Hz
THD (V_o)	4.03%	5.32%	7.24%	8.77%




Fig. 7. Relevant waveforms (a) output voltage $V_o(t)$, (b) voltage across the second cell $V_{o_{h2}}(t)$ and (c) voltage across the first cell $V_{o_{h1}}(t)$ and respective maximum values of the fundamental components $(V_{o_{h2}})_{f1}^{\max}$ and $(V_{o_{h1}})_{f1}^{\max}$.

In order to obtain the maximum fundamental components of the output voltage across the cells, expression (20) can be employed.

$$(V_{o_{hxd}})_{f1}^{\max} = \begin{cases} V_{o_{f1}}^{\max} |^{x=xt-xd+1}, & \text{for } x_d = x_t, \\ V_{o_{f1}}^{\max} |^{x=xt-xd+1} - V_{o_{f1}}^{\max} |^{x=xt-xd}, & \text{for } x_d \neq x_t \end{cases} \quad (20)$$

The second statement shown in Eq. (20) can be seen graphically in Fig. 7 for the inverter operating with two cells ($x_t = 2$), when it is desired to obtain the maximum fundamental component of the first cell ($x_d = 1$), which is expressed as $V_{o_{f1}}^{\max} |^{x=2} - V_{o_{f1}}^{\max} |^{x=1}$.

The power processed by the inverter P_o can be written according to Eq. (21), where $(V_{o_{hxd}})_{f1}^{\text{rms}}$ and $(I_{o_{hxd}})_{f1}^{\text{rms}}$ correspond to the rms values of the fundamental components of the output voltage and output current in cell x_d , respectively, and ϕ is the phase shift angle.

$$P_o = \frac{1}{T} \int_0^T i_o(t)v_o(t)dt = \sum_{xd=1}^x (V_{o_{hxd}})_{f1}^{\text{rms}} \cdot (I_{o_{hxd}})_{f1}^{\text{rms}} \cdot \cos \phi \quad (21)$$

Since the CHB-2bs cells are connected in series, the current flowing through them is equal to the load current i.e., $(I_{o_{h1}})_{f1}^{\text{rms}} = (I_{o_{h2}})_{f1}^{\text{rms}} = (I_o)_{f1}^{\text{rms}}$. It is also known that the voltages across the cell outputs $V_{o_{h1}}$ and $V_{o_{h2}}$ in Fig. 7 are in phase and therefore the same power factor exists in this case. Thus, taking into account the aforementioned statements, it can be concluded according to Eq. (21) that the output power P_o is the sum of powers processed by the CHB-2bs cells as the inverter power distribution is associated with term $(V_{o_{hxd}})_{f1}^{\text{rms}}$ only, which is the rms value of the fundamental component of the output voltage for each CHB-2bs cell (x_d th).

Table 6 summarizes the operating features of the proposed multilevel inverter.

Table 5 shows that most power is processed by the second cell, which corresponds to 95% of the output power, while the first cell is responsible for processing only 5%. It is worth to mention that the cell that processes the highest amount of power operates at low frequency and vice versa. This characteristic is quite prominent

Table 6
Power processing profile of the proposed inverter.

Description	Voltages (V)	Processed power (%)
Second CHB-2bs cell	$(V_{o_{h2}})_{f1}^{\max} = 1.10 \cdot V_{o_{h2}}^{\max}$	95% ^a
First CHB-2bs cell	$(V_{o_{h1}})_{f1}^{\max} = 0.06 \cdot V_{o_{h2}}^{\max}$	5% ^a
Inverter output	$V_{o_{f1}}^{\max} = 1.16 \cdot V_{o_{h2}}^{\max}$	100%

^a Ratio given by $\frac{P_{hxd}}{P_o} = \frac{(V_{o_{hxd}})_{f1}^{\max}}{V_o^{\max}}$, where P_{hxd} is the power processed by the desired cell x_d , as $x_d = 1$ and $x_d = 2$ for the first and second cells, respectively.

for high-power applications considering that switching losses are reduced and the converter efficiency is significantly increased.

6. Comparison with other inverter topologies

Considering the aforementioned aspects, it can be stated that CHB-symmetrical inverter in Ref. [33] presents reduced component count compared with conventional topologies such as neutral point clamped (NPC) and flying capacitor (FC). It is also known that the number of active switches (on switches) per synthesized levels in the conventional NPC, FC, and CHB-symmetrical topologies is the same. Thus, this work has adopted the CHB-symmetrical inverter as a reference to compare it in terms of the number of on switches in the proposed topology.

Fig. 8 shows a comparison between the classical CHB-symmetrical inverter topology using independent voltage sources and the proposed one considering the number of on switches.

As it can be seen in Fig. 8, the common point to the three curves shows the same number of on components (i.e., six switches) considering that all inverters operate with seven levels. Besides the CHB-symmetrical inverter in this case operates with three independent voltage sources, while the proposed solution uses a single dc voltage for the whole operating range defined in the graph.

Fig. 8 also shows that the number of on components increases significantly as the number of levels becomes higher than seven in the CHB-symmetrical inverter if compared with the remaining approaches.

Fig. 9 presents a comparison among the proposed solution, the CHB-Binary ac-ac inverter, and the CHB-Ternary ac-ac inverter employing a HB with multi-winding transformer in order to obtain the voltage sources for the cells. It can be seen that 10 switches must be turned on to generate seven levels in both the CHB-Binary ac-ac and CHB-Ternary ac-ac inverters. However, the proposed one requires only six on switches in this case. Besides, it can be stated the number of on components is drastically reduced as the number of levels increases when comparing with the other configurations.

7. Experimental results

The laboratory prototype shown in Fig. 10 was implemented to validate the whole theoretical analysis. The converter design includes a multi-winding transformer operating at 300 Hz, while the input voltage $V_{in} = 48 \text{ V}$.

The inverter supervisory system was developed in an FPGA (field programmable gate array) model Cyclone IV EP4CE22F17C6N manufactured by Altera.

Since the external crystal that powers the FPGA operates at 50 MHz, an internal phase-locked loop (PLL) module was employed to obtain a clock frequency which is a multiple of the inverter operating frequency so that internal mathematical operations could be performed without error accumulation.

The reference clock signal provided by the PLL module is 60 MHz. The clock signals for other peripherals as well as that for the analog-to-digital converter (ADC) was obtained using 60-MHz clock frequency dividers. In addition, in order to ensure the accurate




Fig. 8. Comparison between the CHB inverter and the proposed topology considering the number of on switches per number of synthesized levels.




Fig. 9. Comparison among the proposed approach, the CHB-Binary ac-ac inverter, and the CHB-Ternary ac-ac inverter considering the number of on switches per number of synthesized levels.




Fig. 10. Experimental: prototype of the bidirectional multilevel converter with ac-ac stage.

prototype operation, the code developed in VHDL (virtual hardware description language) must define the operating frequency of the transformer f_{tr} as a multiple of the output frequency f_1 . It is worth to mention that the commutation of the switches in the CHB-2bs cells must occur when $V_{pr} = 0$ V in order to ensure the desired voltage V_o when the polarity of the voltage across the primary winding is reversed so that short-circuit is avoided.

The prototype was evaluated considering an input voltage $V_{in} = 48$ V, rms output voltage $V_o = 220$ V and output power $P_o = 600$ W when the inverter supplies an RL (resistor-inductor) load ($R_o = 77.4 \Omega$, $L_o = 19.2$ mH).

The contribution of each CHB-2bs cell for the achievement of 49 levels in the desired waveform is shown in Fig. 11.

Fig. 12 is shown the current in the primary winding controlled and without spikes, which validates the implementation.

According to Figs. 11 and 12, the resulting waveform does not present voltage spikes during the level transition, thus validating the successful application of optimum switching states for the inverter operation with inductive loads.

The existing discontinuities in the voltage waveforms represented in Figs. 11–13 are due to the zero-crossing interval corresponding to $T_L = 2 \mu\text{s}$, which is used by the HB that supplies the transformer primary winding. However they can be attenuated by reducing T_L and using a proper output filter.

8. Conclusions

This paper has presented a new bidirectional multilevel inverter using a multi-winding power transformer. The transformer stage operates at medium frequency, thus reducing the overall converter size and volume when compared to other topologies operating at low frequency. Optimum switching states could be derived for the proposed inverter, thus allowing the operation with inductive loads without short-circuit issues.




Fig. 11. Waveforms in the inverter output stage. Voltages V_{oh1} and V_{oh2} across the first and second CHB-2bs cells, respectively, and 49-level output voltage without filtering.




Fig. 12. Output voltage V_o and current I_{pr} controlled in the primary winding.

The comparison involving the proposed approach and other conventional multilevel topologies has shown the significant reduction in the number of on state semiconductors.

The theoretical analysis carried out in this work has determined how the power processed by the inverter is effectively distributed, as it was shown that the first and second cells are responsible for processing 5% and 95% of the output power, respectively. Within this context, the analysis of the switching frequency for the opera-

tion with an ac-ac stage has shown that cells that process the higher amounts of power operate at lower frequencies, thus contributing to the minimization of switching losses.

Besides, an interesting behavior could be verified when investigating different values for the transformer operating frequency, even when it operates at 1800 Hz. In this case, the switching frequency for the switches in the first CHB-2bs cell is nearly the same as that when the inverter operates with dc voltage sources. Con-




Fig. 13. Output voltage and load current for the inverter supplying a RL load.

sidering the analyzed range, the switches in the cell that processes the highest amount of power have always presented switching frequencies lower than the transformer operating frequency. The central switches of the aforementioned cell corresponding to S25z and S26z operate at a frequency that is 33% of the transformer operating frequency even at 1800 Hz. This characteristic operation shows that it is possible to reduce the inverter volume without significant impact on switching losses.

It can be stated that the introduced inverter is promising for applications to standalone PV systems and appropriate interfacing in dc–ac microgrids due to minimized losses and increased robustness. The use of topologies with high resolution of the output voltage employing few components is promising since there is the possibility of eliminating the dc–dc converter to supply the inverter and regulating the load voltage by controlling the number of levels only. The proposed structure is also able to operate with high power density, which reduces the cost of implementing bulky filters and also introduces an approach that is also for adequate low-power applications.

Acknowledgments

The authors acknowledge CAPES for the financial support and UFC for providing overall support to this work.

References

- [1] F. Blaabjerg, Ma Ke, Future on power electronics for wind turbine systems, *IEEE J. Emerg. Sel. Top. Power Electron.* 1 (September (3)) (2013) 139–152.
- [2] S. Alepuz, et al., Interfacing renewable energy sources to the utility grid using a three-level inverter, *IEEE Trans. Ind. Electron.* 53 (October (5)) (2006) 1504–1511.
- [3] E. Koutroulis, F. Blaabjerg, Methodology for the optimal design of transformerless grid-connected PV inverters, *IET Power Electron.* 5 (September (8)) (2012) 1491–1499.
- [4] Z. Chen, J.M. Guerrero, F. Blaabjerg, A review of the state of the art of power electronics for wind turbines, *IEEE Trans. Power Electron.* 24 (August (8)) (2009) 1859–1875.
- [5] M. Zhu, L. Hang, G. Li, X. Jiang, Protected control method for power conversion interface under unbalanced operating conditions in AC/DC hybrid distributed grid, *IEEE Trans. Energy Convers.* 31 (March (1)) (2016) 57–68.
- [6] J.A. Mueller, M. Rasheduzzaman, J.W. Kimball, A model modification process for grid-connected inverters used in islanded microgrids, *IEEE Trans. Energy Convers.* 31 (March (1)) (2016) 240–250.
- [7] C.-H. Lo, N. Ansari, Decentralized controls and communications for autonomous distribution networks in smart grid, *IEEE Trans. Smart Grid* 4 (March (1)) (2013) 66–77.
- [8] J. He, Y.W. Li, R. Wang, C. Zhang, Analysis and mitigation of resonance propagation in grid-connected and islanding microgrids, *IEEE Trans. Energy Convers.* 30 (March (1)) (2015) 70–81.
- [9] S. Kouro, et al., Recent advances and industrial applications of multilevel converters, *IEEE Trans. Ind. Electron.* 57 (August (8)) (2010) 2553–2580.
- [10] L. Xiangjun, D. Hui, X. Lai, Battery energy storage station (BESS)-based smoothing control of photovoltaic (PV) and wind power generation fluctuations, *IEEE Trans. Sustain. Energy* 4 (April (2)) (2013) 464–473.
- [11] X. She, A.Q. Huang, R. Burgos, Review of solid-state transformer technologies and their application in power distribution systems, *IEEE J. Emerg. Sel. Top. Power Electron.* 1 (September (3)) (2013) 186–198.
- [12] N. Hatzigiorgiou, H. Asano, R. Irvani, C. Marnay, Microgrids, *IEEE Power Energy Mag.* 5 (July–August (4)) (2007) 78–94.
- [13] Y. Xue, et al., Towards next generation photovoltaic inverters, in: 2011 IEEE Energy Conversion Congress and Exposition (ECCE), September, 2011, pp. 2467–2474.
- [14] S. Daher, J. Schmid, F.L.M. Antunes, Multilevel inverter topologies for stand-alone PV systems, *IEEE Trans. Ind. Electron.* 55 (July (7)) (2008) 2703–2712.
- [15] J. Dixon, J. Pereda, C. Castillo, S. Bosch, Asymmetrical multilevel inverter for traction drives using only one DC supply, *IEEE Trans. Veh. Technol.* 59 (October (8)) (2010) 3736–3743.
- [16] S.J. De Mesquita, F.L.M. Antunes, S. Daher, A high resolution output voltage multilevel inverter topology with few cascade-connected cells, in: 2014 Twenty-Ninth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 16–20 March, 2014, pp. 289–296.
- [17] M.D. Manjrekar, P.K. Steimer, T.A. Lipo, Hybrid multilevel power conversion system: a competitive solution for high-power applications, *IEEE Trans. Ind. Appl.* 36 (May/June (3)) (2000) 834–841.
- [18] A. Varschavsky, et al., Cascaded nine-level inverter for hybrid-series active power filter, using industrial controller, *IEEE Trans. Ind. Electron.* 57 (August (8)) (2010) 2761–2768.
- [19] F. Khoucha, et al., A comparison of symmetrical and asymmetrical three-phase H-bridge multilevel inverter for DTC induction motor drives, *IEEE Trans. Energy Convers.* 26 (March (1)) (2011) 64–72.
- [20] O.A. Hassan, C. Klumpner, G. Asher, Design considerations for core material selection and operating modes for a high frequency transformer used in an

- isolated DC/DC converter, in: Proceedings of the 2011–14th European Conference on Power Electronics and Applications (EPE 2011), August/September, 2011, pp. 1–11.
- [21] R.H. Baker, L.H. Bannister, Electric Power Converter, U.S. Patent 3 867 643 (February), 1975.
- [22] D.A.B. Zambra, C. Rech, J.R. Pinheiro, Comparison of neutral-point-clamped, symmetrical, and hybrid asymmetrical multilevel inverters, *IEEE Trans. Ind. Electron.* 57 (July (7)) (2010) 2297–2306.
- [23] M. Veenstra, A. Rufer, Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives, *IEEE Trans. Ind. Appl.* 41 (March–April (2)) (2005) 655–664.
- [24] Y.S. Lai, F.-S. Shyu, Topology for hybrid multilevel inverter, *IEEE Proc. Electr. Power Appl.* 149 (November (6)) (2002) 449–458.
- [25] M. Rotella, G. Penailillo, J. Pereda, J. Dixon, PWM method to eliminate power sources in a nonredundant 27-level inverter for machine drive applications, *IEEE Trans. Ind. Electron.* 56 (January (1)) (2009) 194–201.
- [26] B.P. McGrath, D.G. Holmes, Multicarrier PWM strategies for multilevel inverters, *IEEE Trans. Ind. Electron.* 49 (August (4)) (2002) 858–867.
- [27] G. Carrara, et al., A new multilevel PWM method: a theoretical analysis, *IEEE Trans. Power Electron.* 7 (July (3)) (1992) 497–505.
- [28] J. Kumar, B. Das, Selective harmonic elimination technique for a multilevel inverter, in: Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December, 2008, pp. 608–613.
- [29] J.N. Chiasson, et al., A new approach to solving the harmonic elimination equations for a multilevel converter, 12–16 October, in: 38th IAS Annual Meeting. Conference Record of the Industry Applications Conference, 2003, 1, 2003, pp. 640–647.
- [30] B. Ozpineci, L.M. Tolbert, J.N. Chiasson, Harmonic optimization of multilevel converters using genetic algorithms, *IEEE Power Electron. Lett.* 3 (September (3)) (2005) 92–95.
- [31] Y. Suresh, A.K. Panda, Performance of cascade multilevel H-bridge inverter with single DC source by employing low frequency three-phase transformers, in: IECON 2010–36th Annual Conference on IEEE Industrial Electronics Society, 7–10 November, 2010, pp. 1981–1986.
- [32] J. Beristain, et al., A new single-phase HF-link multilevel inverter, in: IEEE 36th Power Electronics Specialists Conference, 2005. PESC '05, June, 2005, pp. 237–243.
- [33] J.-S. Lai, F.Z. Peng, Multilevel converters—a new breed of power converters, *IEEE Trans. Ind. Appl.* 32 (May/June (3)) (1996) 509–517.