

Interleaved-Boost Converter With High Voltage Gain

Gustavo A. L. Henn, R. N. A. L. Silva, Paulo P. Praça, Luiz H. S. C. Barreto, *Member, IEEE*,
and Demercil S. Oliveira, Jr.

Abstract—This paper presents an interleaved-boost converter, magnetically coupled to a voltage-doubler circuit, which provides a voltage gain far higher than that of the conventional boost topology. Besides, this converter has low-voltage stress across the switches, natural-voltage balancing between output capacitors, low-input current ripple, and magnetic components operating with the double of switching frequency. These features make this converter suitable to applications where a large voltage step-up is demanded, such as grid-connected systems based on battery storage, renewable energies, and uninterruptible power system applications. Operation principle, main equations, theoretical waveforms, control strategy, dynamic modeling, and digital implementation are provided. Experimental results are also presented validating the proposed topology.

Index Terms—DC–DC converter, large voltage step-up, low-voltage stress, renewable energies, uninterruptible power system (UPS).

I. INTRODUCTION

THE USE of batteries and photovoltaic panels as the primary source in autonomous systems has become more and more common in order to provide clean electric energy. Thus, to transfer the energy from conventional batteries (12 or 24 V_{dc}) to conventional 110/220 V_{rms} ac systems, it is necessary to step the battery voltage up using a dc–dc converter.

Though conventional boost converter can theoretically be used for this purpose, obtaining such high voltage gain implies that it would operate with duty cycles greater than 0.9, which is not feasible due to the great variations in the output voltage caused by small variations in the duty cycle, leading the boost converter to instability. Also, in practice, the parasitic elements due to the losses associated with the converter components do not allow a voltage step-up larger than six times [1].

To obtain the desired voltage, boost converters can be connected in cascade, or a high frequency isolation dc–dc converter with high transformer turns-ratio can be used instead, even though efficiency is reduced due to a greater number of stages. Another alternative is to use an inverter with low-frequency transformer on the input stage. However, this solution compromises the structure volume, weight, and efficiency.

Manuscript received December 3, 2009; revised February 12, 2010 and April 8, 2010; accepted April 11, 2010. Date of current version October 29, 2010. This paper was presented in part at the Applied Power Electronics Conference, Austin, TX, February 2008. Recommended for publication by Associate Editor J. Jatskevich.

The authors are with the Departamento de Engenharia Elétrica, Centro de Tecnologia, Universidade Federal do Ceará, 60455-760 Fortaleza, Brazil (e-mail: gustavo.henn@dee.ufc.br; ranoyca@dee.ufc.br; paulopp@dee.ufc.br; lbarreto@dee.ufc.br; demercil@dee.ufc.br).

Digital Object Identifier 10.1109/TPEL.2010.2049379




Fig. 1. Topology proposed in [4].

To overcome this drawback, some solutions using step-up converters capable of operating with large voltage step-up were proposed in [2]–[25]. In [2], the author proposes an arrangement with numerous magnetic elements connected through semiconductor devices in order to obtain large conversion ratios. However, the proposed structure presents low efficiency due to the large number of processing stages and high control complexity, as it uses many switches.

In [3] and [4], Zhao *et al.* proposed the use of a clamp-mode coupled-inductor buck-boost converter, as presented in Fig. 1, which provides high voltage gain combined with low-voltage stress across the switches, minimizing conduction losses. However, the main disadvantages observed on these converters were their pulsating input current and high current stress through the clamping capacitors. In [5], Huber and Jovanovic propose the use of cascade-boost converters, but the circuit becomes complex and costly.

In [6] and [7], the use of an interleaved-boost converter associated with an isolated transformer was introduced, using the high frequency ac link. Despite the good performance, the topology uses three magnetic cores, which prejudice the weight, the volume, and the efficiency of the structure.

An interleaved-boost converter with high static gain employing multiplier capacitors connected in series was proposed in [8]. This converter, shown in Fig. 2, presents low-input current ripple and low-voltage stress across the switches. However, high current flows through the series capacitors at high power levels. In [9]–[13], converters with high static gain based on the boost-flyback topology are introduced. These converters present low-voltage stress across the switches, but the input current is pulsed, as it needs an *LC* input filter.

The step-up switching-mode converter with high voltage gain using a switched-capacitor circuit was proposed in [14]–[19]. This idea is only adequate for the development of low-power converters, since high peak currents appear through the semiconductors, due to the charging dynamics on the switched capacitors. Besides, it results in high-voltage stress across the switches, and thus, many capacitors are necessary.




Fig. 2. Topology proposed in [8].




Fig. 3. Topology proposed in [29].

A quadratic-boost converter associated to a nondissipative soft-switching cell is presented in [23]. This converter can operate with large voltage scale and no isolation between the power and the control stages are required. However, the series association of the switch with the diode increases the conduction losses.

Recently, other converters have been proposed, as proposed in [24]–[31]. In [24]–[27], a family of interleaved high step-up boost converters with winding-cross-coupled inductors is presented, where a modified-coupled inductor with three windings and its third winding inserted into another phase is proposed, achieving good performance. In [28] and [29], the three-state switching cell is presented as shown in Fig. 3. Nonpulsated with low-ripple input current and low-voltage stress across the switches are the main benefits of the proposed topology, however, the duty cycle is limited, as it must be higher than 0.5, and the inductors are rather large. In [30], a voltage-doubler rectifier is employed as the output stage of an interleaved-boost converter with coupled inductors, but low efficiency is achieved. In [31], the authors introduce the concept of coupled inductors combined with switched capacitors. However, this idea is only adequate to low power applications.

This paper introduces an interleaved-boost converter with high output voltage. The proposed converter increases, by far,




Fig. 4. Proposed high-voltage-gain boost converter.

the conventional boost gain using magnetic coupling, as discussed in the following.

II. HIGH-VOLTAGE-GAIN BOOST CONVERTER

This section presents the operation principle, equations, and main theoretical waveforms of the proposed converter operating in continuous conduction mode. In order to obtain such high gain, a voltage-doubler circuit is magnetically coupled to the conventional-interleaved boost (L_{B1} with L_1 , and L_{B2} with L_2), as can be seen in Fig. 4. Also, the number of semiconductor devices is the same as in the traditional interleaved-boost arrangement, though two coupled inductors L_1 and L_2 are added, resulting in higher output voltage. The interleaved-boost switching cycle is composed of four stages, as detailed in the following.

A. Operation Principle and Main Theoretical Waveforms

For the theoretical analysis, it will be considered that input and output voltages are ripple free and all devices are ideal. Also, prior to the first stage, it will be considered that both switches were turned on, and L_{B1} and L_{B2} charged. It also must be noticed that the duty cycle shall never be lesser than 50%, as there would be no energy transfer from the transformer's primary side to the secondary one. It is also important to notice that the switching cycles of both switches S_1 and S_2 should be the same, as this condition avoids imbalances between the currents through L_{B1} and L_{B2} , and the voltages across the output capacitors.

1) *First Stage* [t_0 – t_1]: At t_0 , S_1 is turned off and S_2 is maintained turned on, as shown in Fig. 5. Thus, the energy is now transferred to the capacitor C_{F2} due to the magnetic coupling between L_{B1} and L_1 , and L_{B2} and L_2 . It must be noticed that the voltage across switch S_1 is clamped by the voltage across capacitor C_F , which is only a third of the output voltage considering a unitary transformer turns-ratio. Also, the average currents through D_{B1} and through the magnetically coupled cell are equal to the half of the output current and to the output current, respectively. Equations (1) and (2) present the Kirchhoff voltage law through the circuit loops containing L_{B1} and L_{B2} , respectively, while relation (3) shows the voltage relations on the coupled cell. At t_1 , S_1 is turned on finishing




Fig. 5. First stage.




Fig. 6. Second and fourth stages.

this stage

$$V_{C_F} + L_{B1} \frac{di_{L_{B1}}}{dt} + M \frac{di_s}{dt} - V_i = 0 \quad (1)$$

$$L_{B2} \frac{di_{L_{B2}}}{dt} - M \frac{di_s}{dt} - V_i = 0 \quad (2)$$

$$V_{C_{F2}} = \left(-nL_{B2} \frac{di_s}{dt} + M \frac{di_{L_{B2}}}{dt} \right) - \left(nL_{B1} \frac{di_s}{dt} + M \frac{di_{L_{B1}}}{dt} \right) \quad (3)$$

where M is the mutual inductance and k is the magnetic coupling coefficient, given by (4) and (5), respectively,

$$M = nkL_{B1} \quad (4)$$

$$k = \frac{V_{L1}}{nV_{L_{B1}}} \quad (5)$$

2) *Second Stage* [t_1 – t_2]: At instant t_1 , switch S_1 is turned on while S_2 remains turned on. The second stage is illustrated in Fig. 6, where the energy is being stored in L_{B1} and L_{B2} , though it keeps flowing to the secondary, due to the transformer characteristic assumed by the inductors during this stage. Besides, L_{B1} starts storing energy again. This period ends at the instant t_2 , when S_2 is turned off. The equations that represent this stage are

$$L_{B1} \frac{di_{L_{B1}}}{dt} - V_i = 0 \quad (6)$$

$$L_{B2} \frac{di_{L_{B2}}}{dt} - V_i = 0. \quad (7)$$




Fig. 7. Third stage.

3) *Third Stage* [t_2 – t_3]: This stage begins when switch S_2 is turned off, as shown in Fig. 7. The previously stored energy in L_{B2} is transferred to the capacitor C_{F1} due to the magnetic coupling between L_{B2} and L_2 . Similar to the first stage, the voltage across S_2 is clamped by the voltage across capacitor C_F . The average current through D_{B2} is equal to the one in D_{B1} , specified on the first stage, and the same occurs with the average current through the magnetically coupled cell. The equations that define this stage are similar to the relations presented in the first one. This stage ends when S_2 turns on again.

4) *Fourth Stage* [t_3 – t_4]: This stage is similar to the second one: when the two switches are turned on, the energy is stored on both inductors, though it keeps flowing to the secondary, as shown in Fig. 6. This stage ends when S_1 is turned off, backing again to the first stage.

From Fig. 8, the main theoretical waveforms can be observed, which illustrate the details of the operation principle stages explained earlier.

B. Static Gain

The output voltage at any given moment can be expressed as the sum of the voltages across each output capacitors C_F , C_{F1} , and C_{F2} , as presented in (8)

$$V_o = V_{C_F} + V_{C_{F1}} + V_{C_{F2}}. \quad (8)$$

Relation (9) can be obtained observing that the voltage across the inductors L_{B1} and L_{B2} must be null during a switching-cycle period. Thus, the voltage across the capacitor V_{C_F} can be expressed by (10)

$$DV_i = (1 - D)(V_{C_F} - V_i) \quad (9)$$

$$V_{C_F} = V_i \frac{1}{1 - D}. \quad (10)$$

In order to express the voltage across C_{F2} , and thus across C_{F1} , as they are equivalent due to the similarity between them, the stages that present energy transfer between the coupled inductors must be observed. Considering $L_{B1} = L_{B2}$, relation (11) can be obtained from (1)–(3). Also, the current flowing through the coupling cell can be expressed as in (12). Thus, by integrating (11) and equating to (12), it is possible to




Fig. 8. Main theoretical waveforms.

determine V_{CF2}

$$\frac{di_s}{dt} = \frac{(1-D)V_{CF2}L_{B1} - MV_i}{2(1-D)(M^2 - nL_{LB1}^2)} \quad (11)$$

$$i_s = C \frac{dV_{CF2}}{dt} + \frac{V_{CF2}}{R} \quad (12)$$


$$V_{CF2} = \frac{MRT_s V_i}{2(M^2 - nL_{LB1}^2) + (1-D)LRT_s}. \quad (13)$$

For normal project conditions, the first term of the denominator is far lesser than the second one. Thus, simplifying relation (13) and substituting M for the relation presented in (4), V_{CF2} and V_{CF1} can be expressed as (14)

$$V_{CF1} = V_{CF2} = V_i \frac{nk}{(1-D)}. \quad (14)$$

Substituting (10) and (14) in (8), the expression of the static gain G can be obtained as presented in (15). Also, Fig. 9 illustrates the relation between the static gain and the duty cycle ($G \times D$), for different values of transformer turns-ratio (n), and magnetic coupling coefficient (k). It must be noticed from this figure that, even though a unitary transformer turns-ratio is adopted, the static voltage gain is far higher than the one obtained using a conventional-boost converter, even with the duty cycle near 50%

$$G = \frac{V_o}{V_i} = \frac{(2nk) + 1}{1-D}. \quad (15)$$

Fig. 9. Relation $G \times D$ for different values of n and k .

C. Design Approach

From (1) and (2), it is possible to determine the behavior of the currents through L_{B1} and L_{B2} . For simplification, it will be assumed the following condition (16):

$$I_{LB1med} = I_{LB1ef} = \frac{I_{in}}{2}. \quad (16)$$

Equations (17) and (18) determine how to obtain the inductances on the primary and secondary sides

$$L_{B1} = L_{B2} = L_B = \frac{V_i D}{2\Delta I_{in} f_s} \quad (17)$$

$$L_1 = L_2 = n^2 L_B. \quad (18)$$

The maximum voltage stress across switches S_1 and S_2 is equal to the voltage across capacitor C_F , as expressed in (19). Average and rms currents through the switches are given by (20) and (21), respectively,

$$V_{S1max} = V_{S2max} = V_{CFmax} = V_i \frac{1}{1-D_{max}} \quad (19)$$

$$I_{S1med} = I_{S2med} = D \frac{I_{in}}{2} \quad (20)$$

$$I_{S1ef} = I_{S2ef} = \sqrt{D} \frac{I_{in}}{2}. \quad (21)$$

From aforementioned equations, it is possible to express the average and the rms currents on D_{B1} and D_{B2} , given by (22) and (23), respectively. The maximum reverse voltage across D_{B1} and D_{B2} is defined by (24)

$$I_{DB1med} = I_{DB2med} = (1-D) \frac{I_{in}}{2} \quad (22)$$

$$I_{DB1ef} = I_{DB2ef} = (1-\sqrt{D}) \frac{I_{in}}{2} \quad (23)$$

$$V_{DB1max} = V_{DB2max} = -V_{CF} = -V_i \frac{1}{1-D_{max}}. \quad (24)$$




Fig. 10. System block diagram.

In order to maintain the voltages on the output capacitors equilibrated, it is necessary that the average current through diodes D_1 and D_2 be equal to the output current, as expressed in (25). Equations (26) and (27) define the rms current and the maximum reverse voltage on these diodes, respectively,

$$I_{D_{1\text{med}}} = I_{D_{2\text{med}}} = I_o \quad (25)$$

$$I_{D_{1\text{ef}}} = I_{D_{2\text{ef}}} = \sqrt{1-D} \frac{I_{\text{in}}}{2} \quad (26)$$

$$V_{D_{1\text{max}}} = V_{D_{2\text{max}}} = -V_{C_{F1}} = -V_i \frac{n}{1-D_{\text{max}}}. \quad (27)$$

Finally, (28) presents the voltage ripple across the three output capacitors. This relation can be obtained analyzing the second stage, where the load current flows through the output capacitors

$$\Delta v_{C_F} = \Delta v_{C_{F1}} = \Delta v_{C_{F2}} = \frac{I_o}{C_F} \left[\frac{T_s}{2} - (1-D)T_s \right]. \quad (28)$$

III. CONTROL STRATEGY AND DYNAMIC MODELING

A. Voltage-Control Loop

This section presents the control strategy used in order to guarantee the stability of the converter's output voltage, considering load variations. The block diagram of the voltage loop control is illustrated in Fig. 10. This technique consists in sampling the output voltage and comparing it to a reference, which generates an error voltage. This error serves as a parameter to the compensator, providing the control voltage, which, after the modulation, provides pulsewidth modulation pulses for driving switches, with adjusted duty cycle for stabilizing output voltage on the desired level. The obtained signals from the control circuit are presented in Fig. 11.

From Fig. 11

$$t_{\text{ON}} = D2T_s \quad (29)$$

$$t'_{\text{ON}} = (1-D)2T_s. \quad (30)$$

According to the triangle similarity, observing the carrier and the reference voltage signals in Fig. 11

$$\frac{\Delta v_c}{v_c} = \frac{T_s}{t'_{\text{ON}}} \quad (31)$$

$$t'_{\text{ON}} = T_s \frac{1}{\Delta v_c} v_c. \quad (32)$$

From (30) and (32)

$$D = 1 - \frac{1}{2\Delta v_c} v_c. \quad (33)$$




Fig. 11. Signals from the control circuit.

Derivation of (33) shows the behavior of duty cycle variation implied from voltage variation, presented in (34), which leads to the modulator gain, given by (35)

$$\frac{\partial D}{\partial v_c} = -\frac{1}{2\Delta v_c} \quad (34)$$

$$F_m = -\frac{1}{2\Delta v_c}. \quad (35)$$

In order to avoid the phase introduction of -180° , it is considered that the modulator negative signal is cancelled by the signal inversion of the compensator. Thus

$$F_m = \frac{1}{2\Delta v_c}. \quad (36)$$

B. Compensator Design

The compensator project aims to guarantee the system stability. The first step is to determine the transfer function that relates output voltage with duty cycle. For the proposed converter, the same function used for the basic boost converter has been adopted [35], [36]

$$G(s) = \frac{(V_{\text{in}}/(1-D)^2)(1-(s/(R_0(1-D)^2))L_{B1})}{s^2(L_{B1}C_{\text{Bosst_eq}}/(1-D)^2) + s(L_{B1}/(R_0(1-D)^2)) + 1}. \quad (37)$$

The equivalent capacitance of the proposed topology $C_{F_{\text{eq}}}$ is the value seen by the source, and it is calculated as follows:

$$\frac{1}{C_{F_{\text{eq}}}} = \frac{1}{C_{F1}} + \frac{1}{C_{F2}} + \frac{1}{C_F}. \quad (38)$$

Following the energy-conservation principle, it is possible to convert $C_{F_{\text{eq}}}$ into $C_{\text{BOOST_eq}}$, which is the capacitance of the equivalent conventional boost

$$\frac{1}{2}C_{\text{Boost_eq}}V_{\text{Boost_eq}}^2 = \frac{1}{2}C_{F_{\text{eq}}}V_{\text{Proposed_Boost}}^2 \quad (39)$$

$$C_{\text{Boost_eq}} = 2.04 \text{ mF}. \quad (40)$$




Fig. 12. Predicted system transfer function Bode diagram. (a) Gain. (b) Phase.




Fig. 13. Predicted noncompensated system Bode diagram. (a) Gain. (b) Phase.




Fig. 14. Predicted compensated system Bode diagram. (a) Gain. (b) Phase.

Substituting the projected values in (37)

$$G(s) = \frac{-0.002123s + 132.3}{1.909 \times 10^{-5}s^2 + 1.604 \times 10^{-5}s + 1}. \quad (41)$$

Fig. 12 presents the Bode diagram of the system-transfer function (41). It is important to notice that the converter presents a zero on the right semiplane, which can direct the system to instability.

The second step is to calculate the open-loop-transfer function $FTLA_{sc}(s)$

$$FTLA_{sc}(s) = G(s)F_m H(s). \quad (42)$$

Fig. 13 illustrates the Bode diagram of $FTLA_{sc}(s)$. It can be noticed the small gain in lower frequencies, an inclination higher than -20 dB/dec on crossing frequency, and phase margin near zero. Thus, the noncompensated system tends to instability.

In order to control the voltage loop, it was chosen a PID compensator. The Bode diagram of the open-loop-transfer function with the compensator is shown in Fig. 14, where it can be observed that the function has a phase margin of 111° and a gain near to -20 dB/dec, which has proven to be experimentally stable.

TABLE I
CONVERTER SPECIFICATIONS

Input Voltage	16 - 28 Vdc
Output Voltage	180 Vdc
Nominal Power	500 W
Switching Frequency	50kHz
Transformer turns ratio (n)	1
Inductances of L_{B1} , L_{B2} , L_1 , and L_2	220 μ H
Capacitances of C_F , C_{F1} , and C_{F2}	680 μ F

TABLE II
EMPLOYED COMPONENT PARAMETERS

Capacitors	EPCOS B43840
Capacitors ESR	0.120 Ω
Inductors Average ESR	0.011 Ω
Switches S_1 and S_2	IRFP4710
S_1 and S_2 Turn-on Resistance	0.014 Ω
Boost Diodes D_{B1} and D_{B2}	HFA25PB60
D_{B1} and D_{B2} Voltage Drop	1.3V
Magnetic Couple Cell Diodes D_1 and D_2	MUR460
D_1 and D_2 Voltage Drop	1.25V

C. Digital-Control Design

In order to convert the compensator-transfer function from the s -plane to the z -plane, making this function discrete, it used the Tustin method with a sample time of 200 μ s, chosen because it is the period that the digital controller takes to read the A/D channel and execute the following instructions for each loop control. The system blocks of the gain relative to the A/D and the D/A converters were also added. By making some approximations, the equation to be introduced on the micro controller is given by

$$U(k) = 2U(k-1) - 1U(k-2) + \frac{6}{10}e(k) - \frac{12}{10}e(k-1) + \frac{6}{10}e(k-2). \quad (43)$$

IV. EXPERIMENTAL RESULTS

In order to verify the validity of the proposed topology, a prototype has been built to demonstrate the effectiveness of the converter. Its specifications and the employed component parameters are presented in Tables I and II, respectively. The choice of large output capacitors was made based on predicting the use of an inverter connected to the converter output, which would require large capacitors in order to attenuate the low-frequency ripple.

Fig. 15 presents the input and the output voltages when the input is only 16 V_{dc}, and the output is still regulated on 180 V_{dc}, proving the effectiveness of the proposed converter, where a voltage gain of about 11 times is obtained.

Fig. 16 shows the waveforms from the voltage and the current through S_1 , where it can be observed that the low voltage stress through the main switches is only a third of the output voltage. Fig. 17 presents the balancing between the currents flowing through the inductors L_{B1} and L_{B2} .




Fig. 15. Input (10 V/div) and output (50 V/div) voltages.




Fig. 18. Voltages across the output capacitors (20 V/div).




Fig. 16. Voltage (50 V/div) and current (10 A/div) through switch S_1 .




Fig. 19. Output voltage and current under load step from 500 to 250 W.




Fig. 17. Currents through L_{B1} and L_{B2} (10 A/div).

Fig. 18 shows the voltage balancing between the output capacitors. It must be noticed that the small difference on V_{CF} compared to V_{CF1} and V_{CF2} , according to (9) and (13), is due to the dependence of V_{CF} only on the duty cycle, while V_{CF1} and V_{CF2} are dependent on the duty cycle, the transformer turns relation, and the leakage inductance.

Figs. 19 and 20 present the dynamic behavior of the proposed converter. In Fig. 19, a load step from 500 to 250 W was applied, causing an overshoot of 30 V, corresponding to a variation of 16.67%. In Fig. 20, the load step was from 250 to 500 W, causing an overshoot of 25 V, corresponding to a variation of 13.88%. However, instead of this initial variation noticed on both cases, the output voltage was able to return to its previous condition, as expected. It also must be observed that the slow-time response is limited by the speed of the available micro controller used on the project.

Fig. 21 presents the converter-efficiency curve. It must be noticed that, at the nominal power, the converter has achieved an




Fig. 20. Output voltage and current under load step from 250 to 500 W.




Fig. 21. Efficiency curve of the converter.




Fig. 22. Power stage prototype picture.

efficiency of 91%, while the best measured efficiency was 95.4% at 100 W. It also must be considered that no soft-switching cells were used on the main switches, which would probably make the efficiency even higher. Finally, Fig. 22 presents the power stage prototype picture.

V. CONCLUSION

An interleaved-boost converter with high voltage gain was presented, and its equations, operation principle, and main theoretical waveforms were all detailed. The topology presents, as a main feature, a large voltage step-up with reduced voltage stress across the main switches, important when employed in grid-connected systems based on battery storage, like renewable energy systems and uninterruptible power system applications.

Other characteristics of the converter are: voltage balancing between output capacitors, low input-current ripple, high switching frequency, which reduce the structure volume and weight, simple switching control, as just a simple voltage-loop control based on the conventional boost was implemented, and the possibility to make the voltage gain even higher by increasing the transformer turns-ratio.

The main drawbacks related to this topology are the duty cycle limitation, as it must be higher than 50%, and the need of a soft start and initial charge of output capacitors, common in topologies deriving from conventional boost converters.

Finally, the proposed converter had shown its effectiveness proved through experimental results, as the project of the digitally implemented voltage-loop control. Still, some improvements can be obtained by achieving better performance on the converter efficiency.

REFERENCES

- [1] N. Mohan, T. Undeland, and W. Robbins, *Power Electronics – Converters, Applications, and Design*, 2nd ed. New York: Wiley, 1995, Ch. 7.
- [2] R. D. Middlebrook, "Transformerless DC-to-DC converters with large conversion ratios," *IEEE Trans. Power Electr.*, vol. 3, no. 4, pp. 484–488, Dec. 1998.
- [3] Q. Zhao, F. Tao, Y. Hu, and F. C. Lee, "Active-clamp DC/DC converters using magnetic switches," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2001, vol. 2, pp. 946–952.
- [4] Q. Zhao and F. C. Lee, "High-efficiency, high step-up DC-DC converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65–73, Jan. 2003.
- [5] L. Huber and M. M. Jovanovic, "A design approach for server power supplies for networking," in *Proc. Appl. Power Electron. Conf. Expo.*, Feb. 2000, vol. 2, pp. 1163–1169.
- [6] Y. Jang and M. M. Jovanovic, "A new two-inductor boost converter with auxiliary transformer," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 169–175, Jan. 2004.
- [7] P. J. Wolfs, "A current-sourced DC-DC converter derived via the duality principle from the half-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 40, no. 1, pp. 139–144, Feb. 1993.
- [8] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
- [9] K. C. Tseng and T. J. Liang, "Novel high-efficiency step-up converter," *Proc. Inst. Elect. Eng. Elect. Power Appl.*, vol. 151, no. 2, pp. 182–190, Mar. 2004.
- [10] R. J. Wai and R. Y. Duan, "High step-up converter with coupled inductor," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1025–1035, Sep. 2005.
- [11] R. J. Wai and R. Y. Duan, "High-efficiency power conversion for low power fuel cell generation system," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 847–856, Jul. 2005.
- [12] R. J. Wai and R. Y. Duan, "High-efficiency DC/DC converter with high voltage gain," *Proc. Inst. Elect. Eng. Elect. Power Appl.*, vol. 152, no. 4, pp. 793–802, Jul. 2005.
- [13] J. W. Baek, M. H. Ryoo, T. J. Kim, D. W. Yoo, and J. S. Kim, "High boost converter using voltage multiplier," in *Proc. IEEE Ind. Electron. Conf.*, 2005, pp. 567–572.
- [14] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a

switched-capacitor circuit," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 8, pp. 1098–1102, Aug. 2003.

- [15] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [16] B. Axelrod, Y. Berkovich, S. Tapuchi, and A. Ioinovici, "Single-stage single-switch switched-capacitor buck/buck-boost-type converter," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 45, no. 2, pp. 419–430, Apr. 2009.
- [17] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Transformerless DC-DC converters with a very high DC line-to-load voltage ratio," in *Proc. Int. Symp. Circuits Syst.*, May 2003, vol. 3, pp. III-435–III-438.
- [18] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Hybrid switched-capacitor-Cuk/Zeta/SePIC converters in step-up mode," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2005, vol. 2, pp. 1310–1313.
- [19] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched coupled-inductor cell for DC-DC converters with very large conversion ratio," in *Proc. 32nd Annu. Conf. IEEE Ind. Electron.*, Nov. 2006, pp. 2366–2371.
- [20] T. F. Wu, Y. S. Lai, J. C. Hung, and Y. M. Chen, "An improved boost converter with coupled inductors and buck-boost type of active clamp," in *Proc. IEEE IAS*, 2005, pp. 639–644.
- [21] R. Giral, L. Martinez-Salamero, R. Leyva, and J. Maxie, "Sliding-mode control of interleaved boost converters," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 47, no. 9, pp. 1330–1339, Sep. 2000.
- [22] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
- [23] L. H. S. C. Barreto, E. A. A. Coelho, V. J. Farias, J. C. de Oliveira, L. C. de Freitas, and J. B. Vieira, Jr., "A quasi-resonant quadratic boost converter using a single resonant network," *IEEE Trans. Ind. Electron.*, vol. 52, no. 2, pp. 552–557, Apr. 2005.
- [24] W. Li and X. He, "A family of interleaved DC/DC converters deduced from a basic cell with winding-cross-coupled inductors (WCCIs) for high step-up of step-down conversions," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1499–1507, Jul. 2008.
- [25] W. Li and X. He, "ZVT interleaved boost converters for high-efficiency, high-step-up DC/DC conversion," *IET-Elect. Power Appl.*, vol. 1, no. 2, pp. 284–290, Mar. 2007.
- [26] W. Li and X. He, "An interleaved winding-coupled boost converter with passive lossless clamp circuits," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1499–1507, Jul. 2007.
- [27] W. Li, Y. Zhao, J. Wu, and X. He, "Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," *IEEE Trans. Power Electron.*, to be published.
- [28] G. V. Torrico-Bascopé and I. Barbi, "Generation of a family of non-isolated DC-DC PWM converters using new three-state switching cells," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2000, vol. 2, pp. 858–863.
- [29] G. V. T. Bascopé, R. P. T. Bascopé, D. S. Oliveira, Jr., S. A. Vasconcelos, F. L. M. Antunes, and C. G. C. Branco, "A high step-up DC-DC converter based on three-state switching cell," in *Proc. Int. Symp. Ind. Electron.*, 2006, pp. 998–1003.
- [30] D. S. Oliveira, Jr., R. P. T. Bascopé, and C. E. A. Silva, "Proposal of a new high step-up converter for UPS applications," presented at the Int. Symp. Ind. Electron., Montreal, QC, Canada, 2006, IEEE Catalog Number 06TH8892.
- [31] R. J. Wai, C. Y. Lin, R. Y. Duan, and Y. R. Chang, "High-efficiency DC-DC converter with high voltage gain and reduced switch stress," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 354–364, Feb. 2007.
- [32] E. A. S. Silva, D. S. Oliveira, Jr., T. A. M. Oliveira, and F. L. Tofoli, "A novel interleaved boost converter with high voltage gain for UPS applications," presented at the Congresso Brasileiro de Eletrônica de Potência, Blumenau, Brazil, 2007 (CD-ROM).
- [33] G. A. L. Henn, L. H. S. C. Barreto, D. S. Oliveira, Jr., and E. A. S. Silva, "A novel bidirectional interleaved boost converter with high voltage gain," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Feb. 2008, vol. 1, pp. 1589–1594.
- [34] R. N. A. L. Silva, G. A. L. Henn, P. P. Praça, L. H. S. C. Barreto, D. S. Oliveira, Jr., and F. L. M. Antunes, "Soft-switching interleaved boost converter with high voltage gain," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2008, vol. 1, pp. 4157–4161.
- [35] L. M. Menezes, R. T. Bascopé, and C. M. T. Cruz, "Inversol development of uninterruptible power supply to be used in a photovoltaic system," in *Proc. Int. Conf. Clean Electr. Power*, May 2007, pp. 696–699.
- [36] B. Johansson, "Improved models for DC-DC converters," Licentiate thesis, Dept. Ind. Electr. Eng. Autom., Lund Univ., Sweden, 2003.



Gustavo A. L. Henn was born in Fortaleza, Ceará, Brazil, in 1983. He received the B.Sc. and M.Sc. degrees in electrical engineering from the Federal University of Ceará, Fortaleza, Brazil, in 2006 and 2008, respectively, from where he is currently working toward the Ph.D. degree in power electronics.

He is currently a Researcher at the Group of Power Processing and Control, Federal University of Ceará. His research interests include static power converters, renewable energy applications, and multilevel converters.



R. N. A. L. Silva was born in Fortaleza, Ceará, Brazil, in 1982. She received the B.Sc. degree in electronic engineering from the University of Fortaleza, Fortaleza, Brazil, in 2006, and the M.Sc. degree in power electronics in 2009 from the Federal University of Ceará, Fortaleza, Brazil, where she is currently working toward the Ph.D. degree in electrical engineering.

She is currently a Researcher at the Group of Power Processing and Control, Federal University of Ceará. Her research interests include static power

converters, soft commutation, renewable energy applications, and multilevel inverters.



Paulo P. Praça was born in Fortaleza, Ceará, Brazil, in 1979. He received the B.Sc. degree in electronic engineering from the University of Fortaleza, Fortaleza, Brazil, in 2003, and the M.Sc. degree in power electronics in 2006 from the Federal University of Ceará, Fortaleza, Brazil, where he is currently working toward the Ph.D. degree in power electronics.

He is currently a Researcher at the Group of Power Processing and Control, Federal University of Ceará, where he is also a Professor, since 2008. His research

interests include static power converters, soft commutation, uninterruptible power system applications, industrial automations, and renewable energy applications.



Luiz H. S. C. Barreto (M'07) was born in Naviraí-MS, Mississippi, Brazil. He received the B.Sc. degree in electrical engineering from the Universidade Federal de Mato Grosso, Mato Grosso, Brazil, in 1997, and the M.Sc. and Ph.D. degrees from the Universidade Federal de Uberlândia-MG, Minas Gerais, Brazil, in 1999 and 2003, respectively.

Since June 2003, he has been with the Electrical Engineering Department, Universidade Federal do Ceará, Fortaleza, Brazil, where he is currently a Professor of electrical engineering. His research

interests include high-frequency power conversion, modeling and control of converters, power factor correction circuits, new converters topologies, and uninterruptible power system and fuel cell.

Dr. Barreto is the member of the IEEE Power Electronics Society, the IEEE Industrial Application Society, the IEEE Industrial Electronic Society, and the Brazilian Power Electronics Society. He is also a Reviewer for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, *Brazilian Power Electronics Society (SBRAEP) Magazine*, and *Brazilian Society of Automatics Magazine*.



Demercil S. Oliveira, Jr. was born in Santos, São Paulo, Brazil, in 1974. He received the B.Sc. and M.Sc. degrees in electrical engineering from the Federal University of Uberlândia, Minas Gerais, Brazil, in 1999 and 2001, respectively, and the Ph.D. degree from the Federal University of Santa Catarina, Florianópolis, Brazil, in 2004.

He is currently a Researcher at the Group of Power Processing and Control, Federal University of Ceará, Fortaleza, Brazil, where he has also been a Professor since 2004. His research interests include static

power converters, soft commutation, and renewable energy applications.